

Homework 3

Due February 22nd


- Implement the following logic functions in a single CMOS logic gate. Draw out the entire schematic showing the nMOS and pMOS transistors

$$Z = \overline{A} + \overline{B} + \overline{C} + \overline{D}$$



$$Z = \overline{AB}(\overline{C} + \overline{AB})$$

$$Z = \overline{ABC + D}$$

- Design a 4:1 mux
 - Using a combination of transmission gates and logic gates
 - Using only CMOS logic gates
 - Which is more efficient in terms of transistors used? in terms of delay?
- Given the following circuit, using logical effort methods, find the optimal sizing for the gates 1, 2, and 4 to minimize the path from point A to B. You can assume that gate 3 will be sized by the same factor as gate 2. Also, the input NOR gate has been sized by a factor of 20 and the load inverter has been sized by a factor of 12.



- What functions do the following two circuits implement?



- Circuit B does not have a dual as the pull-up circuitry. Will this logic gate actually work? Why or Why not?
- Is there any advantage to the B topology versus A?