ECE 249 Lab 2

Spring 2005

1 Introduction

This lab will introduce you to concepts of performance characterization of VLSI circuits.

2 Create Parameterized Symbol

You are now going to modify the symbol from Lab 1 so that it can be parameterized so that you can modify the transistor parameters at the symbol level. This will allow you to change transistor parameters without having to descend into the hierarchy and also removes the need to create multiple inverters for different sizing requirements.

Step 1:> Start icfb and in the CIW window go to *Tools...→ CDF...→ Edit*. An Edit Component CDF window will open up. Fill it in as shown in Figure 1. The Cell Name should be the same as the name you used in Lab 1.

00	0		X	Edit Con	nponent CDF	
ок	Cancel	Apply				He
CDF S	election	♦ C	ell 🔷 Lik	irary	CDF Type	Effective =
Library	y Name	ece	249)			
Cell Na	ame	INV)
	Browse					
File Na	ume	I				
			Load	Save	File Name Select	Change Directory
			Compo	nent Pa	rameters	
Name		Add	(Edit	Move	Select To Delete
			-32	15	19	

Figure 1. Edit Component CDF window

Step 2> Click the **Add** button under **Component Parameters**, and the **Add CDF Parameter** window will appear. Fill in the window as shown in Figure 2 and then click **OK**.

ок	Cancel	Apply		Help
Add Af	ter Paran	neter	As First Parameter	-
param	Туре	string 🖃		
parse/	\s Number	yes	_	
units		lengthMet	tric =	
parse/	SCEL	yes		
storeD	efault	yes		
name		Wrį		
promp	t	nmos wi	atrį	
defVal	ue	104		
use		N.		
display	1	Ĭ		
dontSa	ave	Ĭ		

Figure 2. Add CDF Parameter window

- Step 3: Repeat Step 2, to add a parameter named Wp and a prompt of "pmos width".
- **Step 4:** Click **OK** in the **Edit Component CDF** window. From the **CIW** window, open the INV schematic from Lab 1.
- Step 5: Select the nMOS transistor and edit its width property as shown in Figure 3. The pPar function will retrieve the parameter value from CDF parameter we created in Step 2.

ок	Cancel	Apply	Defaults	Previous	Next		Help					
Apply Show	То		urrent 🗕 stem 🔳	instance user 🔳 CI								
		Browse	Res	et Instance	Labels D	isplay						
	Proper	ty			Value		Display					
	Library	y Name	ami 05	Lib			off 🖃					
	Cell Na	ame	nmos4	[off 💷					
	View 1	lame	symbo	ปุ			off 😑					
	Instan	ce Name	, MI		off 🖃							
			A	id 🛛	Modify							
	CDF P	aramete	r		Value		Display					
Model	name		n	chį			off 😑					
Multip	lier		l		off 😑							
Width			P	Par("Wn")	off 😑							
Effect	ive Widtł	1	i	Par("m")*	off =							
Length	1		6	oon M	off 🖃							
Drain (offusion	area	1	6.5p M	off 😐							
Source	e diffusio	n area	1	6.5p M			off 🖃					
Orain (affirsion	peripher	y 2	3.3u M			off 😑					
Source	e diffusio	nı peripli	ery 2	3.3u M			off 😑					
Orain (Affinsion	res squ	eres o	. 165		off 😑						
Source	e diffusio	n res sr	vares 🔍	. 165	off 💷							



Step 6: Repeat Step 5, to change the pMOS width property to **pPar("Wp").**

3 Delay Measurement

- **Step 1:** Create a new cellview schematic in the **ece249** library named **lab2**.
- **Step 2:** Create the following schematic as shown in Figure 4. It should be similar to the **testinv** schematic from Lab 1. Set the properties of the *vpulse* to make a 5V square wave. You will need to change the fall and rise times to 1f s. Also change the pulse width to 6 ns.

00								X	Vi	rtuo	so®	Sch	ema	tic	Edit	ing	ec	e24	9 Ia	b2 :	sch	ema	tic									6
Cmd	:		Sel	0																												3
Tools	Design	Windo	ow	Edit	Add	I C	heck	She	et	Opt	ions	Mi	grate	N	csu																	Help
\mathbf{P}																																
٠																																
€ ²																																
~																																
Q ²							25																									
V~																																
								V1	c=5	5																						
×							Ę)																								
								•					vdd																			
se la compañía de la												T																				
0								gnd				vdd																				
81 •													6	N																		
影影							:	.VØ			:			X)_		•			/01	Л											
Q						л	л(†	$\frac{1}{v^2}$	Ø.0 =5	Ø		gre																				
4								tr=	= 1f			1																				
							- 2	•< ≩				-																				
-							÷.					÷	gnd																			
٦,,							84 - 1	gnd																								
abc																																
•																																
							2													÷		2							1	1		r = r
1 1 -	nouse L	: schi	Sin	gleS	elec	tPt(()				M	: 81	chHil	Mou	sePo	pUp	()						R:	scl	hHil	Del	ete()				

Fig. 4. Single inverter.

Step 3: Using **Analog Environment**, plot the input and output waveforms.

HANDIN (Due February 10, 2005)

1. Measure the rising and falling delay times from the **vpulse** to **VOUT**. Remember that the delay time is the time from 50% input to 50% output. Hand in a printout of the waveform for one period of the input along with the delay measurements.

Cmd	0	0	el:	0	 						uoso®					 -		-											
		Window			 dd	Ch	ock	Q	hoot	0	Intione		iarata		C 91														He
	Design	window	"	cuit	 wu	u	IELK		neet		puons	IVI	iyrau	200	Cou				_			_						_	ne
7																													
2																													
							_																						
2							38																						
1																													
10 ⁻							8	V1	ः • d = =	Б																			
-0-							C)	/dc=	0																			
							1						vdd																
1													्																
							÷.		br																				
•							7	7				vdd	D	N															
							Č,	M	78					X	\rightarrow	-	C		101	ЛŤ									
						JU	,4	51	1:Ø.	Ø			/				c:1	р											
							1	21	r = 1	5.Ø		1																	
*									a — 11 2				- 64																
<u> </u>							÷.										gnd												
*												7	7			\sim													
								gr 7																					
1																													
>																													
	- 41 - 54 	sch8.						. 1	2	•	1 1		chHil				۰.				2			etch		. 1	ં		

Step 4: Add a 1pF capacitor from the **analogLib** library to the output as shown in Figure 5.

Fig. 5. Single inverter with capacitor.



HAND IN (Due February 10, 2005)

- 2. For the inverter with a capacitor, measure the rising and falling delay times from the **vpulse** to **VOUT**. Hand in a printout of the waveform for one period of the input. Mark clearly the delay measurements.
- 3. Comment on why the delay times changed?
- 4. Why are the rising and falling delay times different?
- 5. What should be the width of the pMOS transistor so that the delay times are equal? Show how you arrived at that value. Hand in a printout of the output waveform for this balanced inverter. Mark clearly the delay measurements.
- **Step 6:** Add a second inverter as shown in Figure 6. For both inverters, adjust the pMOS width to the value you arrived at above so that both inverters are balanced.




Fig. 6. Two inverters with capacitor.

HAND IN (Due February 10, 2005)

- 6. For the two-inverter configuration, measure the rising and falling delay times from the **vpulse** to the input of the second inverter. Hand in a printout of the waveform for one period of the input. Mark clearly the delay measurements.
- 7. Why has the delay time changed for this single inverter?
- 8. For the two-inverter configuration, measure the rising and falling delay times from the **vpulse** to **VOUT**. Hand in a printout of the waveform for one period of the input. Mark clearly the delay measurements.
- 9. Change the capacitor to 10pF.
- 10. How has this changed the delay from **vpulse** to **VOUT**? Will the circuit work as expected? Hand in the output waveform.
- 11. Adjust the size of the second inverter to minimize the delay of the two inverters and show how you arrived at that value. You must keep the inverter balanced. Hand in the output waveform for the minimum delay.
- 12. Is it possible to size the second transistor to equalize the delay to the 1pF case? Why or why not?