ECE 249 Lab 3 Spring 2005

The figure below shows the schematic diagram for a NAND gate with $Wn = Wp = 2\mu m$, and L for both NMOS and PMOS = $0.6\mu m$.

- (i) Draw the schematic for this circuit on Cadence.
- (ii) Make a symbol for this circuit.
- (iii) To test your circuit, plot the input output characteristics.





