

# VLSI Design and Simulation

## Lecture 4

### CMOS Processing Technology

# Topics

- CMOS Processing Technology

# Semiconductor Processing

- How do we make a transistor?
- Fabrication Process


# Wafer Processing

- Silicon single crystal growth from polysilicon
- Silicon ingot with impurities is created
- Ingot diameter can vary from 100mm to 300mm
- Wafers are sliced from the ingot
- Typically 300-600 $\mu$ m thick

# Wafer Processing



# Wafer Processing



# Wafer Processing

- Why the trend to larger wafers?
  - More chips per wafer
  - Less waste
- After slicing
  - Lapping
  - Polishing
  - Defect detection

# Semiconductor Processing

- Oxide Layer -  $\text{SiO}_2$  (sand)
  - Heat Wafer in an oxidizing atmosphere - water vapor or pure oxygen gas





# Semiconductor Processing

- How do you control where the features get placed?
  - Photolithography masks




# Semiconductor Processing

- Need to remove the oxide layer




# Semiconductor Processing

- Need to remove the oxide layer




# Semiconductor Processing

- Need to remove the oxide layer



# Semiconductor Processing

- Add polysilicon layer for gate




# Semiconductor Processing

- Impurity injection
  - Diffusion
    - Wafers are placed in a heated tube with dopant gas
    - At high temperatures ( $\sim 1000^{\circ}\text{C}$ ), the dopant diffuses into the exposed regions of the wafer
  - Ion Implantation
    - Dopants are introduced as ions into material by sweeping a beam across the material
    - Depth of implantation and density is controlled by the acceleration and exposure time
    - High energy implantation can cause lattice damage
  - Deposition
    - Deposit a gas or vapor (CVD) on the wafer at high temperatures


# Semiconductor Processing

- Impurity injection



# Semiconductor Processing


- Add Oxide insulation layer






# Semiconductor Processing

- Add Metal layer



# Semiconductor Processing

- pMOS Transistor



# Interconnect

- Polysilicon to Metal contacts
- Diffusion to Metal contacts
- Diffusion to Polysilicon silicide contacts
- Metal to Metal vias

# Metallization




# Packaging Requirements


- **Electrical: Low parasitics**
- **Mechanical: Reliable and robust**
- **Thermal: Efficient heat removal**
- **Economical: Cheap**

# Bonding Techniques


## Wire Bonding



# Tape-Automated Bonding (TAB)




**(a) Polymer Tape with imprinted wiring pattern.**




**(b) Die attachment using solder bumps.**

# Flip-Chip Bonding






# Package-to-Board Interconnect




(a) Through-Hole Mounting



(b) Surface Mount

# Package Types



# Package Parameters

<b>Package Type</b>	<b>Capacitance (pF)</b>	<b>Inductance (nH)</b>
<b>68 Pin Plastic DIP</b>	<b>4</b>	<b>35</b>
<b>68 Pin Ceramic DIP</b>	<b>7</b>	<b>20</b>
<b>256 Pin Pin Grid Array</b>	<b>5</b>	<b>15</b>
<b>Wire Bond</b>	<b>1</b>	<b>1</b>
<b>Solder Bump</b>	<b>0.5</b>	<b>0.1</b>


Typical Capacitances and Inductances of Various Package and Bonding Styles (from [Sze83])

# Trends in Process Technology










- Copper Conductors
- Silicon on Insulator
- Strained Silicon
- Three-dimensional ICs





















# Multi-Chip Modules



# CMOS Process Layers

Layer	Color	Representation
Well (p,n)	Yellow	
Active Area (n+,p+)	Green	
Select (p+,n+)	Green	
Polysilicon	Red	
Metal1	Blue	
Metal2	Magenta	
Contact To Poly	Black	
Contact To Diffusion	Black	
Via	Black	

# Layers in 0.25 $\mu\text{m}$ CMOS process


Layer Description	Representation				
metal					
	m1	m2	m3	m4	m5
					
	nw				
					
polysilicon	poly				
contacts & vias					
	ct	v12,v23,v34,v45	nwc	pwc	
					
	ndif	pdif	nfet	pfet	
select					
	nplus	pplus	prb		

# Semiconductor Masks







# Semiconductor Masks




# Semiconductor Masks




# Semiconductor Masks



# Semiconductor Masks



# Semiconductor Masks




# Design rules


- Design rules are critical to proper operation of the circuit
- They place restrictions on the sizes of layers and the distance between layers
- Often expressed in terms of  $\lambda$  - half the minimum feature size

# Design Rules

MOSIS SCMOS Design Rules		
5.1	Contact size	2x2
5.2	Minimum poly overlap	1.5
5.3	Minimum contact spacing	2
5.4	Minimum spacing to gate of transistor	2




# CMOS Latchup






# CMOS Latchup




# CMOS Latchup



- Acts like a SCR (silicon controlled rectifier)
- As long as both transistors are off, everything is fine

# CMOS Latchup



- External disturbance causes current flow in  $R_{\text{sub}}$  or  $R_{\text{well}}$
- Feedback loop will cause the current draw to increase dramatically

# CMOS Latchup

- External disturbances
  - ESD (electrostatic discharge) stress
  - Cosmic rays/alpha particles
  - Sudden transients on Vdd or Gnd
  - I/O pads interfacing with large currents off chip

# CMOS Latchup

- Avoiding latchup
  - Decrease  $R_{\text{sub}}$  and  $R_{\text{well}}$  so that it is harder to turn on the BJT transistors
    - Place substrate and well contacts close together
    - Keep pMOS transistors close to Vdd and nMOS transistors close to ground
    - Surround transistors in I/O pads with guard rings
  - Decrease  $\beta$  of BJT transistors
    - Space the pMOS and nMOS transistors apart

# Next Class

- Performance Characterization
- Read Chapter 4