Topics

- Performance Characterization
 - Interconnect Delay
 - Gate Delay
 - Switching Characteristics



ECE 249 VLSI Design and Simulation Spring 2005



- •More accurate than lumped RC model
- •More difficult to solve for large N
- •Need full-scale SPICE simulation

Elmore Delay

 Single line model not useful for generalized RC tree networks



ECE 249 VLSI Design and Simulation Spring 2005

Elmore Delay

• First order calculation of time constant of the circuit $t_d = \sum_{j=1}^{N} C_j \sum_{k \in path} R_k$



ECE 249 VLSI Design and Simulation Spring 2005

Elmore Delay $t_d = \sum_{j=1}^N C_j \sum_{k \in path} R_k$ $t_{d3} = R_1 (C_1 + C_2 + C_3 + C_4) + R_2 (C_2 + C_3) + R_3 C_3$ $t_{d4} = R_1 (C_1 + C_2 + C_3 + C_4) + R_4 C_4$ R_4 Λ C_4 R₁ R_2 R_3 V_{in} C₁ C_2 C_3

ECE 249 VLSI Design and Simulation Spring 2005

Elmore Delay



ECE 249 VLSI Design and Simulation Spring 2005

$$t_d = 8\Omega(20fF + 10fF) + 4\Omega(10fF)$$
$$= .28 ps$$



© John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut



ECE 249 VLSI Design and Simulation Spring 2005

- Fanout Effects
 - Lines with multiple loads will have longer delays
 - Clocks
 - Data buses
 - Control lines
 - Solutions
 - Wider and thicker lines for special signals
 - Buffer drivers



ECE 249 VLSI Design and Simulation Spring 2005

$$t_{d} = \frac{RC}{2}$$
$$= \frac{1}{2} \left(r \frac{l}{w} \right) \left(c_{a} lw + c_{p} \left(l + w \right) \right)$$
$$\approx \frac{1}{2} r c_{a} l^{2}$$

- Delay is proportional to the square of the length
- Try to avoid long lines

© John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut



Dept. of Electrical and Computer Engineering University of Connecticut

• Avoid long interconnect delays using buffers



 Avoid long interconnect delays using wider lines



- Interconnect sizing
 - Adjust delays
 - Prevent metal migration
 - Power supply noise and signal integrity

Directional Behavior



© John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut

Switching Delay

- The intrinsic delay of a gate
- Transistor sizing can affect the delay
- Extrinsic capacitances can affect the delay



ECE 249 VLSI Design and Simulation Spring 2005

Switching Delay

Fall time analysis





ECE 249 VLSI Design and Simulation Spring 2005

Saturated Mode

$$I_{C} = I_{DS}$$

$$-C_{L} \frac{dV_{out}}{dt} = k_{n} \frac{(V_{DD} - V_{tn})^{2}}{2}$$

$$dt = -2 \frac{C_{L}}{k_{n} (V_{DD} - V_{tn})^{2}} dV_{out}$$

$$t_{f1} = 2 \frac{C_{L}}{k_{n} (V_{DD} - V_{tn})^{2}} \int_{V_{DD} - V_{tn}}^{.9V_{DD}} dV_{out}$$

$$t_{f1} = 2 \frac{C_{L} (V_{tn} - .1V_{DD})}{k_{n} (V_{DD} - V_{tn})^{2}}$$

© John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut

• Linear Mode

$$I_{C} = I_{DS}$$

$$C_{L} \frac{dV_{out}}{dt} = k_{n} \left[(V_{DD} - V_{tn}) V_{out} - \frac{V_{out}^{2}}{2} \right]$$

$$dt = \frac{-2C_{L}}{k_{n} \left(2(V_{DD} - V_{tn}) V_{out} - V_{out}^{2} \right)} dV_{out}$$

$$t_{f2} = \frac{-2C_{L}}{k_{n}} \int_{.1V_{DD}}^{V_{DD} - V_{tn}} \frac{dV_{out}}{\left(2V_{out} (V_{DD} - V_{tn}) - V_{out}^{2} \right)} dV_{out}$$

© John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut

Linear Mode

$$t_{f2} = \frac{C_L}{k_n (V_{DD} - V_{tn})} \ln \left(\frac{V_{out}}{2 (V_{DD} - V_{tn}) - V_{out}} \right) \Big|_{.1V_{DD}}^{V_{DD} - V_{tn}}$$
$$= \frac{C_L}{k_n (V_{DD} - V_{tn})} \ln \left(\frac{19V_{DD} - 20V_{tn}}{V_{DD}} \right)$$

© John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut

$$\begin{split} t_{f} &= t_{f1} + t_{f2} \\ &= \frac{C_{L}}{k_{n} (V_{DD} - V_{in})} \left(\frac{2(V_{in} - .1V_{DD})}{V_{DD} - V_{in}} + \ln \left(\frac{19V_{DD} - 20V_{in}}{V_{DD}} \right) \right) \\ &= \frac{C_{L}}{k_{n} V_{DD} (1 - n)} \left(\frac{2(n - .1)}{1 - n} + \ln(19 - 20n) \right) \qquad n = \frac{V_{in}}{V_{DD}} \\ K &= \frac{1}{(1 - n)} \left(\frac{2(n - .1)}{1 - n} + \ln(19 - 20n) \right) \\ t_{f} &= K \frac{C_{L}}{k_{n} V_{DD}} \end{split}$$

ECE 249 VLSI Design and Simulation Spring 2005

- Fall time is proportional to load capacitance and inversely proportional to V_{DD} and k_n
- Decreasing the supply voltage will increase the fall time
- Increasing the transistor width will increase k which will reduce the fall time
- Changing these three parameters can cause conflicting goals

Rise time analysis

$$\begin{split} t_r &= \frac{C_L}{k_p V_{DD} (1-p)} \bigg(\frac{2(p-.1)}{1-p} + \ln(19-20p) \bigg) \\ K_p &= \frac{1}{(1-p)} \bigg(\frac{2(p-.1)}{1-p} + \ln(19-20p) \bigg) \qquad p = \frac{-V_{tp}}{V_{DD}} \\ t_r &= K_p \frac{C_L}{k_p V_{DD}} \end{split}$$

© John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut

Rise time analysis

For equal fall times and rise times



© John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut

 As with interconnect delay, find the equivalent resistance and load capacitance of the transistor



ECE 249 VLSI Design and Simulation Spring 2005

$$R_{eq} = \operatorname{average}(R_{on}(t)) = \frac{1}{t_2 - t_1} \int_{t_1}^{t_2} \frac{V_{DS}(t)}{I_{DS}(t)}$$

• Propagation delay is the time for voltage to reach half way point - so integrate from V_{DD} to $V_{DD}/2$

$$R_{eq} = \frac{1}{V_{DD}/2 - V_{DD}} \int_{V_{DD}}^{V_{DD}/2} \frac{V_{DS}(t)}{I_{DS}(t)} dV_{DS}$$

• For the output range we are interested in, the transistor is always in saturation

$$R_{eq} = \frac{-2}{V_{DD}} \int_{V_{DD}}^{V_{DD}/2} \frac{V_{DS}}{I_{DSAT} (1 + \lambda V_{DS})} dV_{DS}$$

© John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut

$$\begin{aligned} \mathsf{Propagation Delay}_{R_{eq}} &= \frac{-2}{V_{DD}} \int_{V_{DD}}^{V_{DD}/2} \frac{V_{DS}}{I_{DSAT} (1 + \lambda V_{DS})} dV_{DS} \\ &= \frac{2}{V_{DD} \lambda^2 I_{DSAT}} \left(\lambda V_{DS} - \ln(1 + \lambda V_{DS}) \right) \Big|_{V_{DD}/2}^{V_{DD}} \\ &= \frac{2}{V_{DD} \lambda^2 I_{DSAT}} \left(\lambda V_{DS} - \left(\lambda V_{DS} - \frac{\lambda^2 V_{DS}^2}{2} + \frac{\lambda^3 V_{DS}^3}{3} - \cdots \right) \right) \Big|_{V_{DD}/2}^{V_{DD}} \\ &= \frac{2}{V_{DD} I_{DSAT}} \left(\frac{V_{DS}^2}{2} - \frac{\lambda V_{DS}^3}{3} + \cdots \right) \Big|_{V_{DD}/2}^{V_{DD}} \\ &= \frac{2}{V_{DD} I_{DSAT}} \left(\frac{3V_{DD}^2}{8} - \frac{7\lambda V_{DD}^3}{24} + \cdots \right) \\ &\approx \frac{3}{4} \frac{V_{DD}}{I_{DSAT}} \left(1 - \frac{7}{9} \lambda V_{DD} \right) \end{aligned}$$

ECE 249 VLSI Design and Simulation Spring 2005

Load capacitance



- Load capacitance
 - Intrinsic capacitance sum of capacitances at drain C_{GD} + C_{DB}



- Intrinsic Capacitance
 - C_{GD} is composed solely of overlap capacitance
 - The transistors are either in cutoff or in saturation, so no channel capacitance exists
 - The actual load capacitance relative to ground is $2C_{\text{GDO}}$ because of Miller efffect

$$t_{pLH} = 0.69R_{eq} \left(2C_{GDOn} + 2C_{GDOp} + C_{DBn} + C_{DBp} + C_{ext} \right)$$

- Extrinsic capacitance is composed of wire capacitance and input capacitance of fanout
- Input capacitance is composed of overlap capacitance and channel capacitance
 - Overlap capacitance is $C_{GDO} + C_{GSO}$. Miller effect is ignored because V_{out} is assumed to be constant
 - Channel capacitance is $C_{ox}WL$. Assume worst case
- All capacitances are roughly proportional to W
- Equivalent resistance is inversely proportional to W

Next class

- Delay Analysis
- CMOS Logic Design
- Chapter 6.1 and 6.2