Topics

- CMOS Logic Delays
- Logical Effort

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 9

Input Pattern Effects on Delay



- Delay is dependent on the pattern of inputs
- Low to high transition
 - both inputs go low
 - delay is 0.69 $R_p/2 C_L$
 - one input goes low
 - delay is 0.69 $\rm R_p \, C_L$
- High to low transition
 - both inputs go high
 - delay is 0.69 $2R_n C_L$

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 9

Delay Dependence on Input Patterns



Fan-In Considerations





Distributed RC model (Elmore delay)

 $t_{dHL} = 0.69 R_{eqn}(C_1 + 2C_2 + 3C_3 + 4C_L)$

Propagation delay deteriorates rapidly as a function of fan-in – quadratically in the worst case.

> © John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 9

t_p as a Function of Fan-In



Gates with a fan-in greater than 4 should be avoided.

fan-in

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 9

CMOS Logic Gate Delays

- Using Logical Effort to simplify delay calculation
- Helps in deciding
 - Transistor sizing
 - Number of stages
 - Circuit Topology
- Based on work by Sutherland, Sproull, and Harris (1999)

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 9

- Characterize process speed with delay parameter $t_{\rm p0}$
 - $d = d_{abs} / t_{p0}$
 - $t_{p0} \approx 20$ ps for a .25 micron process
- Process independent delay has two components
 - d=p+h
 - h is the effort delay
 - p is the parasitic delay

- Effort delay has two components
 - h=g*f
 - g is the logical effort
 - f is the electrical effort or effective fanout
- Parasitic delay is the delay due to intrinsic delay of gate - mostly the drain capacitance
 - Independent of output load and sizing
 - Approximately equal to 1 for an inverter

- Logical effort is a measure of the gate's ability to deliver current
 - An inverter has a logical effort of 1
 - Depends only on topology not on process or sizing
- Electrical effort is a measure of fanout

 $-C_{out}/C_{in}$

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 9

- Logical Effort assignment
 - Ratio of the gate's input capacitance to the input capacitance of an inverter delivering the same amount of current
 - Can be derived through simulations and accurate measurement
 - Or through estimations based on transistor widths

© John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 9

Inverter



 $C_{in} = 3$ g = LogicalEffort = 1

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 9

NAND



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 9



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 9



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 9



Number of inputs	1	2	3	n
INV	1			
NAND		4/3	5/3	(n+2)/3
NOR		5/3	7/3	(2n+1)/3

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 9

Parasitic delay

Number of inputs	1	2	3	n
INV	p _{inv}			
NAND		2 p _{inv}	3 p _{inv}	n p _{inv}
NOR		2 p _{inv}	3 p _{inv}	n p _{inv}

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 9

• Example: Inverter ring oscillator



· Estimate the frequency of the oscillator

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 9

• Example: Inverter ring oscillator



- g_i=1
- f_i=1
- p_i=1
- $d_i = g_i f_i + p_i = 2$

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 9

• Example: Inverter ring oscillator



- Total delay = $N \cdot d_i \cdot t_{p0} = 2N t_{p0}$
- Frequency =1/(4N t_{p0})

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 9

• Example: FO4 Inverter (Fanout of 4)



- f_i=4
- p_i=1
- $d_i = g_i f_i + p_i = 5$

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 9

Multistage logic networks



Find path delay

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 9

Multistage logic networks



•Path Parasitic Delay

$$P = \sum p_i$$

•Path Delay

$$D = P + \sum g_i f_i$$

•How do we minimize D? How do we select the sizing?

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 9

• Path effort is an indirect measure of the path delay

•Path Electrical Effort
$$F = \frac{C_{out}}{C_{in}} \neq \prod f_i$$

•Path Logical Effort $G = \prod g_i$

•Path Effort H = GF

- The above does not include any consideration of the effect of fanout within the path
 - H counts only the fanout of the output
 - We need to express the branching behavior along the path

Branching Effort





ECE 249 VLSI Design and Simulation Spring 2005 Lecture 9

Path Effort

$$H = GFB = \prod g_i \prod f_i = \prod g_i f_i$$

• Path Delay

$$D = P + \sum g_i f_i$$

Minimized when each stage delay is equal

$$g_i f_i = \hat{h} = \sqrt[N]{H}$$
$$D = P + N\hat{h}$$
$$= P + N\sqrt[N]{H}$$

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 9

Work backwards to assign sizing

$$g_i f_i = \sqrt[N]{H}$$
$$f_i = \frac{\sqrt[N]{H}}{g_i}$$

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 9

• Example



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 9



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 9

Example



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 9

• Example



$$\hat{h} = \sqrt[N]{H} = \sqrt{\frac{80}{3}} = 5.16$$
$$\hat{h} = g_2 f_2 = \frac{4}{3} \cdot \frac{10}{z} = 5.16 \Rightarrow z = 2.58$$

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 9

Next class

- Layout
- Read Chapter 2.3 and Insert A
- No office hours tomorrow
- Homework 3 on website due 2/22