Topics

- Exam 1
- Arithmetic Operators

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 12

Exam 1

- Average: 62.6
- Median: 72

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 12

Power dissipation

$$P = \frac{1}{T} \left[\int_{0}^{\frac{T}{2}} i_{n}(t) V_{out} dt + \int_{\frac{T}{2}}^{T} i_{p}(t) (V_{DD} - V_{out}) \right]$$

$$= \frac{1}{T} \left[-C_{L} \int_{V_{DD}}^{0} V_{out} dV_{out} + C_{L} \int_{0}^{V_{DD}} (V_{DD} - V_{out}) dV_{out} \right]$$

$$= \frac{C_{L}}{T} \left[\frac{V_{DD}}{2} + \frac{V_{DD}}{2} \right]$$

$$= C_{L} V_{DD}^{2} f_{0 \to 1}$$

 $P = C_L V_{DD}^{2} \alpha_{0 \to 1} f$

 α is the activity factor - I.e. the probability that a clock event results in a 0→1 transition

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 12

Power dissipation

- Example NAND gate with independent and uniformly distributed inputs.
 - Probability of NAND gate outputs: $P_0=0.25$ and $P_1=0.75$.
 - − Therefore, probability of 0→1 transition is $\alpha_{0\rightarrow1} = P_0P_1 = 0.1875$

$$V_{DD} = 5V$$

$$f = 1GHz$$

$$C_L = 1pF$$

$$P = C_L V_{DD}^2 \alpha_{0 \rightarrow 1} f$$

$$= 1pf \cdot 5^2 \cdot 0.1875 \cdot 1GHz$$

$$= 4.7mW$$

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 12

Building Blocks for Digital Architectures

Arithmetic unit

- Bit-sliced datapath (adder, multiplier, shifter, comparator, etc.)

Memory

- RAM, ROM, Buffers, Shift registers

Control

- Finite state machine (PLA, random logic.)
- Counters

Interconnect

- Switches
- Arbiters
- Bus

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 12

- Operate on multiple bits at once
- Allows tight design of several elements
 - Arithmetic/logic functions, shifters
 - Registers, Register Files
 - Wires, buses

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 12

Control

- Control signals determine the flow of data along the datapath
- Fuctional control of data
 - Whether to add or subtract
 - When to store to what register
 - Which wires to transmit data on

Datapath and Control

- Separation of datapath and control simplifies design
- Layout strategy
 - Datapath horizontal in metal2
 - Control vertical in metal1

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 12

Datapath design

- Components
 - Storage elements (registers, latches, etc.)
 - Operators (adders, shifters, comparators, etc.)
 - Interconnect (buses, wires)
- Characteristics
 - Wide data transfers for regularity and modularity
 - Large capacitances on buses cross-coupling
 - Large fanout on buses
 - Critical path on carry signals

Full Adder



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 12

Full Adder

$$Sum = A \oplus B \oplus C$$

= $ABC + A\overline{B}\overline{C} + \overline{A}B\overline{C} + \overline{A}\overline{B}C$
= $ABC + (A + B + C)(\overline{A}\overline{B} + \overline{B}\overline{C} + \overline{A}\overline{C})$
= $ABC + (A + B + C)(\overline{(A + B)(B + C)(A + C)})$
= $ABC + (A + B + C)(\overline{A}\overline{B} + BC + A\overline{C})$
= $ABC + (A + B + C)(\overline{Cout})$

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 12

Full Adder



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 12

Full adder



Fig. 7.28, "CMOS Digital Integrated Circuits", Kang and Leblebici

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 12

$$\overline{AB + BC + AC} = \overline{AB} \cdot \overline{BC} \cdot \overline{AC}$$
$$= \left(\overline{A} + \overline{B}\right) \left(\overline{B} + \overline{C}\right) \left(\overline{A} + \overline{C}\right)$$
$$= \overline{AB} + \overline{BC} + \overline{AC}$$

- Equivalent duals
 - Possible when $\overline{F} = F(\overline{A}, \overline{B}, \overline{C}, ...)$
 - Allows much simpler layout because the pulldown and pullup networks are the same

Ripple carry adder



Carry delay increases with number of bits

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 12

- Carry lookahead adders
 - Calculate carry in parallel with sum
 - Each carry bit is dependent on inputs only not previous carry

$$C_{i} = A_{i}B_{i} + A_{i}C_{i-1} + B_{i}C_{i-1}$$

$$C_{0} = A_{0}B_{0} + (A_{0} + B_{0})C_{in}$$

$$C_{1} = A_{1}B_{1} + (A_{1} + B_{1})A_{0}B_{0} + (A_{1} + B_{1})(A_{0} + B_{0})C_{in}$$

$$C_{2} = A_{2}B_{2} + (A_{2} + B_{2})A_{1}B_{1} + (A_{2} + B_{2})(A_{1} + B_{1})A_{0}B_{0} + (A_{2} + B_{2})(A_{1} + B_{1})(A_{0} + B_{0})C_{in}$$

$$C_{i} = G_{i} + P_{i}G_{i-1} + P_{i}P_{i-1}G_{i-2} + P_{i}P_{i-1}P_{i-2}G_{i-3} + \dots + P_{i}\dots P_{0}C_{in}$$

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 12

- Carry lookahead adders
 - For more than 4 bits, the effect of fanout can be significant
 the delay through the carry generate logic could be more than the carry ripple delay
 - Usually divide the data into four bit chunks with a hierarchy of propagate and generate circuitry

Comparators



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 12

Detection





ECE 249 VLSI Design and Simulation Spring 2005 Lecture 12



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 12

- Wider datapaths means longer delays
- When designing datapath operators, tradeoff between ripple delays and multiinput gates

Datapath bus design

- Long buses typical in datapaths
- Large capacitances due to bus length and loading of multiple inputs
- Use precharging to speed up buses



Datapath bus design



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 12

Binary Multiplication



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 12

The Array Multiplier



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 12

The MxN Array Multiplier — Critical Path



 $t_{mult} = [(M-1) + (N-2)]t_{carry} + (N-1)t_{sum} + (N-1)t_{and}$

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 12

Carry-Save Multiplier



Vector Merging Adder

$$t_{mult} = (N-1)t_{carry} + (N-1)t_{and} + t_{merge}$$

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 12

Next Class

- VLSI Logic Styles
- Read Chapters 6.2.2, 6.2.3, 6.3, and 6.4
- Lab 4 due tomorrow
- Final Project proposals due Thursday
- Homework 4 due 3/17

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 12