VLSI Logic Structures

- Ratioed Logic
- Pass-Transistor Logic
- Dynamic CMOS
 - Domino Logic
 - Zipper CMOS

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 13

Binary Multiplication



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 13

Wallace-Tree Multiplier



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 13

Wallace-Tree Multiplier



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 13

Ratioed Logic



Goal: to reduce the number of devices over complementary CMOS

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 13

Ratioed Logic



- N transistors + Load
- $V_{OH} = V_{DD}$

•
$$V_{OL} = \frac{R_{PN}}{R_{PN} + R_L}$$

- Assymetrical response
- Static power consumption

•
$$t_{pL}$$
= 0.69 $R_L C_L$

© John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 13

Active Loads



depletion load NMOS

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 13



Pseudo-NMOS VTC



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 13

Improved Loads



Adaptive Load

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 13

Improved Loads (2)



Differential Cascode Voltage Switch Logic (DCVSL)

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 13

DCVSL Example



XOR-NXOR gate

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 13

Transmission Gate Based



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 13

Example: AND Gate



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 13

NMOS-Only Logic



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 13

Complementary Pass Transistor Logic





$A \xrightarrow{+} F = A + B$ $\overline{A} \xrightarrow{-} \overline{F} = \overline{A + B}$ $\overline{B} \xrightarrow{-} \overline{F} = \overline{A + B}$

OR/NOR

B

B



EXOR/NEXOR

© John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut

AND/NAND

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 13

Resistance of Transmission Gate



Fig. 7.35, "CMOS Digital Integrated Circuits", Kang and Leblebici

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 13

Pass-Transistor Based Multiplexer



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 13 Dept. of Electrical and Computer Engineering University of Connecticut



А	В	OUT
0	0	0
0	1	1
1	0	1
1	1	0

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 13

Use Karnaugh Map



AND

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 13



Dept. of Electrical and Computer Engineering University of Connecticut

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 13



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 13



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 13



•12 transistors vs. 16 transistors

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 13



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 13

- In many cases, uses fewer transistors
- Can be difficult to design
- Usually requires complemented versions of all signals
- Difficult to layout
- Delay analysis is not as well defined in terms of sizing choices

- Delay characteristics
 - nMOS-only pass logic has fast fall times
 - Complementary designs have faster rise times, but increasing the pMOS width to decrease the rise time will increase the fall time
 - Transmission gate looks like a RC line

Next Class

- Sequential Design
- Memory and Control
- Chapter 7
- Have a great Spring Break!