Random Access Memory



© John A. Chandy

Memory Timing: Approaches

Address bus	Row Address	Column Address			
RAS			Address Bus	Address	
CAS				Address transition initiates memory o	peratio
	RAS-CAS timing				
DRAM Timing Multiplexed Adressing			-	SRAM Timing Self-timed	

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15

-

.

Memory Timing

- DRAM read cycle
 - Activate RAS, and place row address on bus
 - Row decoders select appropriate row
 - Activate CAS, and place column address on bus
 - Sense amps are activated and data is placed on the data bus

Memory Timing



DRAM Read

from "Ars Technica RAM Guide", by Jon Stokes, ©Ars Technica LLC

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15

Read-Only Memory Cells



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15

MOS NOR ROM Layout



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15



All word lines high by default with exception of selected row

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15

MOS NAND ROM Layout



Programming using the Metal-1 Layer Only

No contact to VDD or GND necessary; drastically reduced cell size Loss in performance compared to NOR ROM



Polysilicon



Diffusion



Metal1 on Diffusion

© John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15

Equivalent Transient Model for MOS NOR ROM

Model for NOR ROM



- Word line parasitics
 - Wire capacitance and gate capacitance
 - Wire resistance (polysilicon)
- Bit line parasitics
 - Resistance not dominant (metal)
 - Drain and Gate-Drain capacitance

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15

Equivalent Transient Model for MOS NAND ROM

Model for NAND ROM



- Word line parasitics
 - Similar to NOR ROM
- Bit line parasitics
 - Resistance of cascaded transistors dominates
 - Drain/Source and complete gate capacitance

Decreasing Word Line Delay



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15



PMOS precharge device can be made as large as necessary, but clock driver becomes harder to design.

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15

Non-Volatile Memories The Floating-gate transistor (FAMOS)





Device cross-section

Schematic symbol

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15

Floating-Gate Transistor Programming





Avalanche injection

Removing programming voltage leaves charge trapped

Programming results in higher V_T .

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15

FLOTOX EEPROM



FLOTOX transistor

Fowler-Nordheim *I-V* characteristic

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15



Absolute threshold control is hard Unprogrammed transistor might be depletion ⇒ 2 transistor cell

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15

Flash EEPROM



Many other options ...

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15

Cross-sections of NVM cells



Flash ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15

Courtesy Intel



Basic Operations in a NOR Flash Memory_ Erase



open

open

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15

S/

Basic Operations in a NOR Flash Memory_ Write



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15

Basic Operations in a NOR Flash Memory_ Read



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15

- Register File
 - RAM with multiple read or write ports
 - You can read or write multiple data values at the same time
 - Useful in data processing applications

Register File Cell



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15

- Content Addressable Memory (CAM)
 - Instead of finding memory by address, find it by content
 - Search or match every single word in memory array

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15

Static CAM Memory Cell



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15

CAM in Cache Memory



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15

- Other memory structures
 - FIFOs
 - LIFOs
 - SIPOs

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15

Periphery

Decoders
Sense Amplifiers
Input/Output Buffers
Control / Timing Circuitry

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15

Row decoder



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15

- Row decoder
 - With multiple inputs (>4), two problems
 - Speed of gates becomes a problem
 - Use hierarchy of NANDS/NORS
 - Use predecoding decode upper bits first and use lower bits to select from there
 - Increased fanout
 - Use minimum sized input gates

Hierarchical Decoders

Multi-stage implementation improves performance



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15

Dynamic Decoders



2-input NOR decoder



2-input NAND decoder

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15



Lecture 15

University of Connecticut



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15

- Column decoder
 - AND-decoder based
 - On the order of N•2^N transistors
 - Binary tree based
 - Slow because of the series of passtransistors
 - Usually use a combination of the two

- Sense Amplifier
 - Time to get through row decoder, column pull-down and column decoder can be very long
 - Use a sense amplifier to speed it up
 - Sense small differences in voltage and amplify it to rail voltage
 - Can be differential or single-ended
 - Usually use transistors with high threshold voltages

Sense Amplifiers



Idea: Use Sense Amplifer



ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15

Differential Sense Amplifier



Directly applicable to SRAMs

© John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15

Next class

- Memory Reliability and Yield
- Control logic

ECE 249 VLSI Design and Simulation Spring 2005 Lecture 15