

Topics

– Design Strategies

Parts of this lecture were adapted from “Digital Integrated Circuits” Rabaey et al. Copyright 2003 Prentice Hall/Pearson

Standard Cell Libraries

- How do you decide on the composition of the cell library?
 - Number of inputs
 - Transistor sizing for varying capacitive loads
 - Pullup/pulldown ratio

Standard Cell Libraries




AA3x

AMI5HS 0.5 micron CMOS Standard Cell

Description

AA3x is a family of 3-input gates which perform the logical AND function.

Logic Symbol	Truth Table																				
	<table><tr><th>A</th><th>B</th><th>C</th><th>Q</th></tr><tr><td>L</td><td>X</td><td>X</td><td>L</td></tr><tr><td>X</td><td>L</td><td>X</td><td>L</td></tr><tr><td>X</td><td>X</td><td>L</td><td>L</td></tr><tr><td>H</td><td>H</td><td>H</td><td>H</td></tr></table>	A	B	C	Q	L	X	X	L	X	L	X	L	X	X	L	L	H	H	H	H
A	B	C	Q																		
L	X	X	L																		
X	L	X	L																		
X	X	L	L																		
H	H	H	H																		

HDL Syntax

Verilog: `AA3x inst_name (Q, A, B, C);`

VHDL: `inst_name: AA3x port map (Q, A, B, C);`

Standard Cell Libraries

Pin Loading

Pin Name	Equivalent Loads			
	AA31	AA32	AA34	AA36
A	1.0	1.0	2.0	2.0
B	1.0	1.0	1.0	2.0
C	1.0	1.0	1.0	2.0

Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics ^a	
		Static I_{DD} ($T_J = 85^\circ\text{C}$) (nA)	$EQ L_{PI}$ (Eq-load)
AA31	1.7	TBD	3.5
AA32	2.0	TBD	4.7
AA34	4.0	TBD	10.0
AA36	5.2	TBD	14.5

a. See page 2-13 for power equation.

Standard Cell Libraries

AA3x



AMI5HS 0.5 micron CMOS Standard Cell

Propagation Delays (ns)

Conditions: $T_J = 25^\circ\text{C}$, $V_{DD} = 5.0\text{V}$, Typical Process


AA31	Number of Equivalent Loads		1	3	6	10	13 (max)
	From: Any Input To: G	t_{PLH} t_{PHL}	0.20 0.26	0.33 0.36	0.43 0.48	0.55 0.63	0.64 0.73
AA32	Number of Equivalent Loads		1	6	11	16	22 (max)
	From: Any Input To: G	t_{PLH} t_{PHL}	0.20 0.29	0.39 0.42	0.48 0.52	0.55 0.61	0.63 0.71
AA34	Number of Equivalent Loads		1	10	20	30	40 (max)
	From: Any Input To: G	t_{PLH} t_{PHL}	0.31 0.24	0.37 0.35	0.44 0.47	0.50 0.57	0.56 0.64
AA36	Number of Equivalent Loads		1	14	20	44	58 (max)
	From: Any Input To: G	t_{PLH} t_{PHL}	0.26 0.25	0.36 0.36	0.44 0.44	0.51 0.53	0.57 0.61

Delay will vary with input conditions. See page 2-15 for intermediate estimates.

Compiled Cells

- Standard cells
 - Must be redesigned for every new process technology
 - Design options are limited because of discrete set of cells
- Customized cells would provide more flexibility
 - Automatic layout generation for design-specific requirements

Automatic Cell Generation



Initial transistor geometries

Placed transistors

Routed cell


Compacted cell

Finished cell


Macrocells

- Hard Macros
 - Predetermined physical design
 - Fixed transistor and wiring locations
 - Dense layout, optimized performance and power characteristics

Cell-based Design (or standard cells)



Macrocells




256×32 (or 8192 bit) SRAM

Generated by hard-macro module generator


Macrocells

- Soft Macros
 - Physical design is done automatically
 - Easily ported across many different technologies and processes
 - Macro cell compiler will take a functional and parameterized description and generate a netlist of standard cells

Macrocells





```
string mat = "booth";  
directive (multtype = mat);  
output signed [16] Z = A * B;
```



Intellectual property


- Macrocells can be acquired from third-party vendors
 - Includes appropriate compilers, debuggers, test vectors, prediction models
 - Similar to reusable software libraries
 - Examples include embedded processors, bus interfaces, DSP processors, ECC coders, MPEG codecs, etc.

“Intellectual Property”




A Protocol Processor for Wireless

Semicustom Design Flow




Integrating Synthesis with Physical Design



System-on-a-Chip (SoC) Design


- Embed multiple functionalities on a single chip
- SoC is a natural result of having more and more transistors available
- Managing multiple modules becomes a design challenge

System-on-a-Chip Design



IBM CoreConnect Architecture

System-on-a-Chip Design



Philips Nexperia
HDTV SoC

System-on-a-Chip Design

- Embedded applications
- Mixed-mode applications (Analog/Digital)
- Heavy software component
- May have programmable and application specific components



Array-Based Design

- Cell-based and fully custom designs require a run through the full manufacturing process
 - Can take up to several months before the first chip arrives
 - Mask generation costs can make it very expensive
 - As process technologies get better, the tendency has been to use more and more masks
- Alternative is array-based implementations

Array-Based Designs

- Pre-diffused
 - Mask-programmable
 - Gate arrays
 - Sea of gates
- Pre-wired
 - Field programmable gate arrays (FPGA)

Gate arrays



Gate arrays

- Less compact than standard cells
- Manufacturing time savings is not as significant because the design times are the most important factor now
- Availability of FPGAs


Field Programmable Gate Arrays

- Prewired arrays
- Programming techniques
 - Write-once or fuse-based
 - Memory-based
 - Non-volatile (Flash, EEPROM, etc.)
 - Volatile (RAM)


Field Programmable Gate Arrays

- Programmable Logic Style
 - Array-based
 - Cell-based
 - Function generator
 - Look-up table
- Programming Interconnect
 - Channel-routing
 - Mesh networks


Fuse-based FPGA




Array-Based Programmable Logic



PLA



PROM




PAL

- ⊕ Indicates programmable connection
- Indicates fixed connection

Array-Based Programmable Logic

$$f_0 = x_0 x_1 + \overline{x_2}$$

$$f_1 = x_0 x_1 x_2 + \overline{x_2} + \overline{x_0} x_1$$




Array-Based Programmable Logic

- Lower density than custom
 - All minterms may not be actively used
 - OK if you have large fanin
- Lower performance
 - Each node has significant capacitance
- Only implements combinational logic - no registers or flip-flops


Array-Based Programmable Logic

- Macrocell-based PAL




Cell-based Programmable logic

- Multiplexor as a function generator



Configuration			$F=$
A	B	S	
0	0	0	0
0	X	1	X
0	Y	1	Y
0	Y	X	XY
X	0	Y	$X\bar{Y}$
Y	0	X	$\bar{X}Y$
Y	1	X	$X + Y$
1	0	X	\bar{X}
1	0	Y	\bar{Y}
1	1	1	1


Lookup Table




In	Out
00	0
01	1
10	1
11	0

- Configurable Logic Block (CLB) - Xilinx Virtex II


- Configurable Logic Block (CLB) - Xilinx Virtex II



Array-based Programmable Wiring




Interconnect
Point




Array-based Programmable wiring

- Transistor method takes more space
- Use Fuse or antifuse methods
- Write-once - can not change

Mesh Network



Mesh Network



Mesh Network

- Sometimes can not route interconnect
- Pass transistor has a voltage drop
- RAM based programmable switch matrix
- Good for local wiring
- Global wiring will have large capacitive loads

Next class

- Testing and verification
- Exam 2 next Thursday